←
MY PROJECTS
AVSWU-Pack
A block-chain integrated autonomous vehicle simulation platform.
8X8
An 8x8 pixel shape classifier built at the transistor level.
Author Attribution
A traditional ML approach to author identification.
Pipelined ISA CPU
A 5-stage pipelined CPU in Verilog supporting 12 ISA instructions.
This Website
This website!
?
to be D
?
to be D
?
to be D
?
to be D